

CLAIMS

- 1 1. An integrated circuit device, comprising:
2 a semiconductor substrate;
3 a first memory array on the substrate comprising charge storage, non-volatile
4 memory cells, configured to store data for a first pattern of data usage in response to a
5 first operation algorithm;
6 a second memory array on the substrate comprising charge storage, non-volatile
7 memory cells, configured to store data for a second pattern of data usage in response to a
8 second operation algorithm;
9 controller circuitry coupled to the first and second memory arrays, including logic
10 to read, program and erase data in the first memory array and in the second memory array
11 according to the first and second operation algorithms.
- 1 2. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array respectively comprise a first channel terminal, a
3 channel, and a second channel terminal in the substrate, a first dielectric layer, a charge
4 trapping structure and a second dielectric layer overlying the channel, and a gate
5 terminal.
- 1 3. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array respectively
3 comprise a first channel terminal, a channel, and a second channel terminal in the
4 substrate, a first dielectric layer, a charge trapping structure and a second dielectric layer
5 overlying the channel, and a gate terminal.
- 1 4. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array respectively
3 comprise a first channel terminal, a channel, and a second channel terminal in the
4 substrate, a first dielectric layer, a charge trapping structure and a second dielectric layer
5 overlying the channel, and a gate terminal, and wherein the charge trapping structure
6 comprises at least one of silicon nitride, Al_2O_3 , HfO_x , ZrO_x , or other metal oxide.

- 1 5. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array have a first cell structure, and wherein the charge
3 storage, non-volatile memory cells in the second memory array have a second cell
4 structure which is substantially the same as the first cell structure.
- 1 6. The integrated circuit device of claim 1, wherein the first operation algorithm
2 includes programming by hole injection.
- 1 7. The integrated circuit device of claim 1, wherein the first operation algorithm
2 includes programming by band-to-band tunneling induced hole injection.
- 1 8. The integrated circuit device of claim 1, wherein the first operation algorithm
2 includes erasing by E-field assisted electron injection.
- 1 9. The integrated circuit device of claim 1, wherein the first operation algorithm
2 includes programming by hole injection, and erasing by E-field assisted electron
3 injection.
- 1 10. The integrated circuit device of claim 1, wherein the second operation algorithm
2 includes programming by electron injection.
- 1 11. The integrated circuit device of claim 1, wherein the second operation algorithm
2 includes programming by channel electron injection.
- 1 12. The integrated circuit device of claim 1, wherein the second operation algorithm
2 includes erasing by hole injection.
- 1 13. The integrated circuit device of claim 1, wherein the second operation algorithm
2 includes erasing by band-to-band tunneling induced hole injection.
- 1 14. The integrated circuit device of claim 1, wherein the second operation algorithm
2 includes programming by electron injection, and erasing by hole injection.

1 15. The integrated circuit device of claim 1, wherein the first operation algorithm
2 includes programming by hole injection, and erasing by E-field assisted electron
3 injection, and the second operation algorithm includes programming by electron
4 injection, and erasing by hole injection.

1 16. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells include flash memory cells having substantially the same structure in the
3 first memory array and in the second memory array, and the first operation algorithm
4 includes programming by hole injection, and erasing by E-field assisted electron
5 injection, and the second operation algorithm includes programming by electron
6 injection, and erasing by hole injection.

1 17. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array include flash
3 memory cells having substantially the same structure with nitride charge trapping
4 structures.

1 18. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array include flash
3 memory cells having substantially the same structure with nitride charge trapping
4 structures, and the first operation algorithm includes programming by hole injection, and
5 erasing by E-field assisted electron injection, and the second operation algorithm includes
6 programming by electron injection, and erasing by hole injection.

1 19. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array include flash
3 memory cells that are adapted to store two bits per memory cell.

1 20. The integrated circuit device of claim 1, wherein the charge storage, non-volatile
2 memory cells in the first memory array and in the second memory array include flash
3 memory cells that are adapted to store two bits per memory cell, and further the first
4 operation algorithm includes programming by hole injection, and erasing by E-field

5 assisted electron injection, and the second operation algorithm includes programming by
6 electron injection, and erasing by hole injection.

1 21. The integrated circuit device of claim 1, wherein the controller circuitry is on the
2 semiconductor substrate.

1 22. The integrated circuit device of claim 1, including an SRAM array and a user
2 programmable processor on the semiconductor substrate coupled with the first and
3 second memory arrays.

1 23. A method for manufacturing an integrated circuit device, comprising:

2 providing a semiconductor substrate;

3 forming a first memory array on the substrate comprising charge storage, non-
4 volatile memory cells, configured to store data according to a first pattern of data usage in
5 response to a first operation algorithm;

6 forming a second memory array on the substrate comprising charge storage, non-
7 volatile memory cells, configured to store data according to a second pattern of data
8 usage in response to a second operation algorithm;

9 providing controller circuitry coupled to the first and second memory arrays, to
10 read, program and erase data in the first memory array and in the second memory array
11 according to the first and second operation algorithms.

1 24. The method for manufacturing of claim 23, wherein forming the first memory
2 array comprises forming a plurality of memory cells by making a first channel terminal, a
3 channel, and a second channel terminal in the substrate, and building charge storage
4 structure including a first dielectric layer, a charge trapping structure and a second
5 dielectric layer overlying the channel, and a gate terminal overlying the second dielectric
6 layer.

1 25. The method for manufacturing of claim 23, wherein forming the first memory
2 array and forming a second memory array comprises using a set of process steps which
3 results in simultaneously forming a first plurality of bitlines for the first memory array
4 and a second plurality of bitlines for the second memory array, and simultaneously
5 forming a first plurality of wordlines in the first memory array and a second plurality of
6 wordlines and a second memory array.

1 26. The method for manufacturing of claim 23, wherein forming the first memory
2 array and forming a second memory array comprises using a set of process steps which
3 results in simultaneously forming a first plurality of bitlines for the first memory array
4 and a second plurality of bitlines for the second memory array, simultaneously forming
5 charge storage structures for memory cells in the first memory array and in the second
6 memory array, and simultaneously forming a first plurality of wordlines in the first
7 memory array and a second plurality of wordlines and a second memory array.

1 27. The method for manufacturing of claim 23, wherein the charge storage, non-
2 volatile memory cells in the first memory array and in the second memory array
3 respectively comprise a first channel terminal, a channel, and a second channel terminal
4 in the substrate, a first dielectric layer, a charge trapping structure and a second dielectric
5 layer overlying the channel, and a gate terminal, and wherein the charge trapping
6 structure comprises at least one of silicon nitride, Al_2O_3 , HfO_x , ZrO_x , or other metal
7 oxide.

1 28. The method for manufacturing of claim 23, wherein the charge storage, non-
2 volatile memory cells in the first memory array have a first cell structure, and wherein the
3 charge storage, non-volatile memory cells in the second memory array have a second cell
4 structure which is substantially the same as the first cell structure.

1 30. The method for manufacturing of claim 23, wherein the first operation algorithm
2 includes programming by hole injection.

1 31. The method for manufacturing of claim 23, wherein the first operation algorithm
2 includes programming by band-to-band tunneling induced hole injection.

1 32. The method for manufacturing of claim 23, wherein the first operation algorithm
2 includes erasing by E-field assisted electron injection.

1 33. The method for manufacturing of claim 23, wherein the first operation algorithm
2 includes programming by hole injection, and erasing by E-field assisted electron
3 injection.

1 34. The method for manufacturing of claim 23, wherein the second operation
2 algorithm includes programming by electron injection.

1 35. The method for manufacturing of claim 23, wherein the second operation
2 algorithm includes programming by channel hot electron injection.

1 36. The method for manufacturing of claim 23, wherein the second operation
2 algorithm includes erasing by hole injection.

1 37. The method for manufacturing of claim 23, wherein the second operation
2 algorithm includes erasing by band-to-band tunneling induced hole injection.

1 38. The method for manufacturing of claim 23, wherein the second operation
2 algorithm includes programming by electron injection, and erasing by hole injection.

1 39. The method for manufacturing of claim 23, wherein the first operation algorithm
2 includes programming by hole injection, and erasing by E-field assisted electron
3 injection, and the second operation algorithm includes programming by electron
4 injection, and erasing by hole injection.

1 40. The method for manufacturing of claim 23, wherein the charge storage, non-
2 volatile memory cells in the first memory array and in the second memory array include
3 flash memory cells with nitride charge trapping structures, and the first operation

algorithm includes programming by hole injection, and erasing by E-field assisted electron injection, and the second operation algorithm includes programming by electron injection, and erasing by hole injection.

41. The method for manufacturing of claim 23, wherein the charge storage, non-volatile memory cells in the first memory array and in the second memory array include flash memory cells with nitride charge trapping structures which are substantially the same.

42. The method for manufacturing of claim 23, wherein the charge storage, non-volatile memory cells in the first memory array and in the second memory array include flash memory cells with nitride charge trapping structures which are substantially the same, and further the first operation algorithm includes programming by hole injection, and erasing by E-field assisted electron injection, and the second operation algorithm includes programming by electron injection, and erasing by hole injection.

43. The method for manufacturing of claim 23, wherein the charge storage, non-volatile memory cells in the first memory array and in the second memory array include flash memory cells that are adapted to store two bits per memory cell.

44. The method for manufacturing of claim 23, wherein the charge storage, non-volatile memory cells in the first memory array and in the second memory array include flash memory cells that are adapted to store two bits per memory cell, and further the first operation algorithm includes programming by hole injection, and erasing by E-field assisted electron injection, and the second operation algorithm includes programming by electron injection, and erasing by hole injection.

45. The method for manufacturing of claim 23, including forming an SRAM array and a user programmable processor on the semiconductor substrate coupled with the first and second memory arrays.

1 46. A method for storing data and code on a single integrated circuit, comprising:
2 addressing a first memory array comprising non-volatile memory cells on the
3 integrated circuit, to read, program and erase data;
4 addressing a second memory array comprising non-volatile memory cells on the
5 integrated circuit, to read, program and erase data;
6 reading, programming and erasing data in the first memory array according to a
7 first operation algorithm adapted for a first pattern of data usage; and
8 reading, programming and erasing code in the second memory array according to
9 a second operation algorithm adapted for a second pattern of data usage, wherein the
10 second operation algorithm is not the same as the first operation algorithm.

1 47. The method of claim 46, wherein the non-volatile memory cells in the first
2 memory array and the second memory array comprise charge storage memory cells.

1 48. The method of claim 46, wherein the non-volatile memory cells in the first
2 memory array and the second memory array comprise charge trapping memory cells
3 having charge trapping structures, and wherein the charge trapping structures comprise at
4 least one of silicon nitride, Al_2O_3 , HfO_x , ZrO_x , or other metal oxide.

1 49. The method of claim 46, wherein the non-volatile memory cells in the first
2 memory array are adapted for data storage by charge trapping, and the non-volatile
3 memory cells in the second memory array are adapted for data storage by charge
4 trapping.

1 50. The method of claim 46, wherein the charge storage, non-volatile memory cells in
2 the first memory array have a first cell structure, and wherein the charge storage, non-
3 volatile memory cells in the second memory array have a second cell structure which is
4 substantially the same as the first cell structure.

1 51. The method of claim 46, wherein the first operation algorithm includes
2 programming by hole injection.

- 1 52. The method of claim 46, wherein the first operation algorithm includes
2 programming by band-to-band tunneling induced hole injection.
- 1 53. The method of claim 46, wherein the first operation algorithm includes erasing by
2 E-field assisted electron injection.
- 1 54. The method of claim 46, wherein the first operation algorithm includes
2 programming by hole injection, and erasing by E-field assisted electron injection.
- 1 55. The method of claim 46, wherein the second operation algorithm includes
2 programming by electron injection.
- 1 56. The method of claim 46, wherein the second operation algorithm includes
2 programming by channel hot electron injection.
- 1 57. The method of claim 46, wherein the second operation algorithm includes erasing
2 by hole injection.
- 1 58. The method of claim 46, wherein the second operation algorithm includes erasing
2 by band-to-band tunneling induced hole injection.
- 1 59. The method of claim 46, wherein the second operation algorithm includes
2 programming by electron injection, and erasing by hole injection.
- 1 60. The method of claim 46, wherein the first operation algorithm includes
2 programming by hole injection, and erasing by E-field assisted electron injection, and the
3 second operation algorithm includes programming by electron injection, and erasing by
4 hole injection.
- 1 61. The method of claim 46, wherein the charge storage, non-volatile memory cells in
2 the first memory array and in the second memory array include flash memory cells with
3 nitride charge trapping structures, and the first operation algorithm includes programming
4 by hole injection, and erasing by E-field assisted electron injection, and the second

5 operation algorithm includes programming by electron injection, and erasing by hole
6 injection.

1 62. The method of claim 46, wherein the charge storage, non-volatile memory cells in
2 the first memory array and in the second memory array include flash memory cells with
3 nitride charge trapping structures which are substantially the same.

1 63. The method of claim 46, wherein the charge storage, non-volatile memory cells in
2 the first memory array and in the second memory array include flash memory cells with
3 nitride charge trapping structures which are substantially the same, and further the first
4 operation algorithm includes programming by hole injection, and erasing by E-field
5 assisted electron injection, and the second operation algorithm includes programming by
6 electron injection, and erasing by hole injection.

1 64. The method of claim 46, including storing two bits per memory cell in at least one
2 of the first and second memory arrays.

1 65. The method of claim 46, including storing two bits per memory cell in at least one
2 of the first and second memory arrays, and further the first operation algorithm includes
3 programming by hole injection, and erasing by E-field assisted electron injection, and the
4 second operation algorithm includes programming by electron injection, and erasing by
5 hole injection.

1